

### **Chapter 2: Semiconductor Materials & Devices (II)**

Feb. 2005 中山電機系 黃義佑






- 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001)
- 2. 國家矽導計畫-教育部晶片法商學程編定教材
- 3. Microelectronic Circuits (5/e): Sedra & Smith (2004)
- 4. Semiconductor Physics and Devices- Basic Principles (3/e) : Donald A. Neamen (2003)
- 5. Semiconductor Devices Physics and Technology (2/e) : S. M. Sze (2002)


Feb. 2005 中山電機系 黃義佑

#### **Bipolar Junction Transistor**



#### **Cross Section of an NPN BJT**






Conventional npn transistor

BJT is not a symmetrical device and the impurity doping concentrations in the emitter and collector are different.


Feb. 2005 中山電機系 黃義佑

#### **NPN Transistor Biasing Circuit**




Current flow in an *npn* transistor biased to operate in the active mode. (Reverse current components due to drift of thermally generated minority carriers are not shown.)

#### PNP transistor biasing circuit




Current flow in a pnp transistor biased to operate in the active mode.

#### **The Transistor Action**




(a) Idealized one-dimensional schematic of a *p-n-p* bipolar transistor and (b) its circuit symbol.



(c) Idealized one-dimensional schematic of an *n-p-n* bipolar transistor (d) its circuit symbol.


#### **Modes of Operation**



Feb. 2005 Junction polarities and minority carrier distributions of 中山電機系 黃義佑 a p-n-p transistor under four modes of operation.

# Operation in the Thermal Equilibrium

- (a) A p-n-p transistor with all lead grounded (at thermal equilibrium).
- (b) Doping profile of a transistor with abrupt impurity distributions.
- (c) Electric-field profile.
- (d) Energy band diagram at thermal equilibrium.



(d)

Emitter


Base

Collector

### Operation in the Active Mode

### Common-base (CB) configuration

- (a) The transistor under the active mode of operation.
- (b) Doping profiles and the depletion regions under biasing conditions.
- (c) Electric-field profile.
- (d) Energy band diagram.





#### **Current Gain**

#### Common-base configuration

$$I_{E} = I_{Ep} + I_{En}$$

$$I_{C} = I_{Cp} + I_{Cn}$$

$$I_{B} = I_{E} - I_{C}$$

$$= I_{En} + (I_{Ep} - I_{Cp}) - I_{Cn}$$


common-base current gain 
$$\alpha_0 \equiv \frac{I_{Cp}}{I_E}$$

$$\Rightarrow \alpha_0 = \frac{I_{Cp}}{I_{Ep} + I_{En}} = \left(\frac{I_{Ep}}{I_{Ep} + I_{En}}\right) \left(\frac{I_{Cp}}{I_{Ep}}\right)$$
$$= \gamma \alpha_T$$

 $\gamma$ : emitter eff.  $\alpha_{\rm T}$ : base transport factor

$$\Rightarrow I_C = I_{Cp} + I_{Cn} = \alpha_T I_{Ep} + I_{Cn}$$
$$= \alpha_0 I_E + I_{CBO}$$


Feb. 2005 中山電機系 黃義佑



Various current components in a *p-n-p* transistor under active mode of operation. The electron flow is in the opposite direction to the electron current.

#### **Current-Voltage Characteristics**


#### Common-base configuration



(a) Common-base configuration of a *p-n-p* transistor.

中山電機系 黃義佑 (b) Its output current-voltage characteristics.

Feb. 2005



#### CF. CC. CB放大器之特性比較

射極

集極

高

低

略小於1

大

大

0度(同相)

集極

基極

低

高

大

略小於1

大

0度(同相)

	共射極(CE)	共集極(CC)	共基極(CB)	
輸入端	基極	基極	射極	

集極

射極

中

中

大

大

最大

180度(反相)

輸出端

共用端

輸入電阻

輸出電阻

電壓增益

電流增益

功率增益

V<sub>i</sub>與V<sub>o</sub>之相位關係


# Applications


#### Advantage

- High operating speed
- High driving current

#### Analog Circuits

- Amplifier
- RF circuits
- Automobile electronics





#### **Bipolar Logic Families**

Table 3.1 Bipolar Logic Families			
Bipolar Logic Family	Abbreviation		
Direct-Coupled Transistor Logic	DCTL <sup>1</sup>		
Resistor-Transistor Logic	$RTL^2$		
Resistor-Capacitor-Transistor Logic	RCTL <sup>3</sup>		
Diode-Transistor Logic	$DTL^4$		
Transistor-Transistor Logic*	$TTL^5$		
Schottky TTL Logic*	STTL <sup>6</sup>		
Emitter-Coupled Logic*	$ECL^7$		

<sup>&</sup>lt;sup>1</sup> G. Deboo and C. Burrous, *Integrated Circuits and Semiconductor Devices: Theory and Application*, 2<sup>nd</sup> edition, McGraw-Hill, New York, NY, 1977, p. 192.

<sup>&</sup>lt;sup>2</sup> G. Deboo and C. Burrous, ibid.

<sup>&</sup>lt;sup>3</sup> G. Deboo and C. Burrous, ibid.


<sup>&</sup>lt;sup>4</sup> G. Deboo and C. Burrous, ibid.

<sup>&</sup>lt;sup>5</sup> G. Deboo and C. Burrous, ibid.

<sup>&</sup>lt;sup>6</sup> A. Sedra, K. Smith, *Microelectronic Circuits*, Oxford University Press, 1998, p. 1187.

<sup>&</sup>lt;sup>7</sup> A. Sedra, K. Smith, *Microelectronic Circuits*, Oxford University Press, 1998, p. 1196.

#### Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)



Size comparison of a wafer to individual components.


(a) Semiconductor wafer. (b) Chip. (c) MOSFET and bipolar transistor.


Feb. 2005

中山電機系 黃義佑


#### **Structure of MOSFET**

- Gate
  - Metal (Aluminum) → polysilicon
  - Oxide thickness of tox
- Source and Drain
  - Two heavily doped regions
- Body or substrate ("bulk" or "body")
  - Lightly doped substrate






#### Structure of MOSFET




Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross-section. Typically L = 0.1 to 3 mm, W = 0.2 to 100 mm, and the thickness of the oxide layer ( $t_{ox}$ ) is in the range of 2 to 50 nm.

中山電機系 黃義佑 19




The enhancement-type NMOS transistor with a positive voltage applied to the gate. An *n* channel is induced at the top of the substrate beneath the gate.

中山電機系 黃義佑 20




An NMOS transistor with  $v_{GS} > V_t$  and with a small  $v_{DS}$  applied. The device acts as a resistance whose value is determined by  $v_{GS}$ . Specifically, the channel conductance is proportional to  $v_{GS} - V_t$  and thus  $i_D$  is proportional to  $(v_{GS} - V_t) v_{DS}$ .




Operation of the enhancement NMOS transistor as  $v_{DS}$  is increased. The induced channel acquires a tapered shape, and its resistance increases as  $v_{DS}$  is increased. Here,  $v_{GS}$  is kept constant at a value >  $V_{t}$ 

Threshold volatge 
$$V_T \approx V_{FB} + 2\phi_{fn} + \frac{\sqrt{2 \in_S qN_A(2\phi_{fn} + V_{BS})}}{C_o}$$
;  $\phi_{fn} = \frac{kT}{q} \ln(\frac{N_A}{n_i})$ 



The drain current  $i_D$  versus the drain-to-source voltage  $v_{DS}$  for an enhancement-type NMOS transistor operated with  $v_{GS} > V_t$ 

#### **Current-Voltage Relationship**



Family of I<sub>D</sub> versus V<sub>DS</sub> curves for an n-channel enhancement-mode MOSFET


Family of I<sub>D</sub> versus V<sub>DS</sub> curves for an n-channel depletion-mode MOSFET


$$I_D = \frac{W\mu_n C_{ox}}{2L} [2(V_{GS} - V_T)V_{DS} - V_{DS}^2] \quad \text{(in non - saturation region)}$$
 
$$I_D = \frac{W\mu_n C_{ox}}{2L} (V_{GS} - V_T)^2 \quad \text{(in saturation region)}$$


#### N-channel Metal-Oxide-Semiconductor



- Gate poly
- Source, Drain n-type
- Substrate p-type
- Carrier electrons









#### P-channel Metal-Oxide-Semiconductor

- •
- Gate poly
- Source, Drain p-type
- Substrate n-type
- Carrier holes






#### **Complementary MOS (CMOS)**




- NMOS + PMOS
  - Local substrate (n-well) for PMOS
- Advantage
  - High input impedance



Feb. 2005 中山電機系


#### **Comparison of Enhancement and Depletion Mode MOSFETs**



28

### NMOS Fabrication Processes-(I)


- Cross-sectional view of NMOS fabrication sequence.
- (a) Formation of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and photoresist layer.
- (b) Boron implant.
- (c) Field oxide.
- (d) Gate.



(d)


Feb. 2005 中山電機系 黃義佑


### NMOS Fabrication Processes-(II)



#### NMOS fabrication sequence.

- (a) Source and drain.
- (b) P-glass deposition.
- (c) Cross section of the MOSFET.
- (d) Top view of the MOSFET.






Feb. 2005 中山電機系 黃義佑

#### **Applications of MOSFET**


- Analog Circuits
  - Amplifiers, Adder, Integrator, Differentiator, ...



#### **Applications of MOSFET**

#### Digital Circuits

- PMOS device
  - Pull-up device connected to V<sub>DD</sub>
  - Role : pull the output to high (1)
- NMOS device
  - Pull-down device connected to ground
  - Role : pull the output to low (0)
- Little power consumed in either high or low state
- Boolean Algebra
  - Describe the functions of *logic gates* 
    - Inverter, NAND, NOR, XOR, ...
- Truth Table
  - The lists of Input/Output states




#### **Inverter (INV)**



$$V_{out} = \overline{V_{in}}$$

V <sub>in</sub>	$V_{out}$	
0	1	
1	0	


- SRAM: 1. can retain stored data indefinitely as long as the power supply is on.
  - 2. One cell has 4 enhancement-mode and 2 depletion-mode MOSFETs.
- DRAM: 1. The stored charge will be removed typical in a few nilliseconds mainly because of the leakage current of the capacitors; thus dynamic memories require periodic "refreshing" of the stored charge.
  - 2. Has lower power consumption & cell area.



Single-transistor dynamic random access memory (DRAM) cell with a storage capacitor. (a) Circuit diagram. (b) Cell layout. (c) Cross section through A-A'. (d) Double-level polysilicon (eliminate the drain region)

#### **Dynamic Random Access Memory (DRAM)**

To meet the requirements of high-density DRAM, the DRAM structure extended to the third dimension with stacked or trench capacitors.



- (a) DRAM with a trench cell structure
- (b) DRAM with a single-layer stacked-capacitor cell.


The capacitance of the cell could be increased by increasing the depth of the trench without increasing the surface area of silicon occupied by the cell. The main difficulties of making trench type cells are the etching of the deep trench, which needs a rounded bottom corner and the growth of a uniform thin dielectric film on trench wall

The stacked cell process is easier than the trench type process.

#### Nonvolatile Semiconductor Memory (NVSM)

1. Applications: portable electronics systems (cellular phones & digital cameras) & IC card.

2. SRAM & DRAM are volatile memories, i.e. they lose their stored data when power is off



control gate, charge will be injected from the channel region through the gate oxide into the floating gate. When the applied voltage is removed, the injected charge can be stored in the floating gate for a long time. To remove this charge, a large negative voltage must be applied to the control gate, so that the charge will be injected back into the channel region.

Electrons can tunnel through the thin oxide layer(~2nm) and be captured by the traps at the oxide-nitride interface.


Nonvolatile memory devices. (a) Floating-gate, nonvolatile memory. (b) MNOS non-volatile memory. (c) Equivalent circuit of either type of nonvolatile memory.

p-substrate

(b)

 $SiO_2$ 

#### Integrated-Circuit (IC) Card





An integrated-circuit (IC) card. The data stored in the NVSM can be accessed through the bus of the central processing unit (CPU). There are several metal pads connecting to the read/write machine. (Photograph courtesy of Retone Information System Co., LTD.)

Feb. 2005 中山電機系 黃義佑

#### **CMOS Technology** Complementary MOS (CMOS) Inverter


- Both devices are enhancement-mode
- (i.e.  $V_{Tp} < 0 \& V_{Tn} > 0$ )
- When V<sub>i</sub> 0, PMOS on & NMOS off
- (a)  $V_{GSp} \approx -V_{DD}$  (more negative than  $V_{Tp}$ )
- (b)  $V_{GSn} < V_{Tp}$ hence  $V_0 \approx V_{DD}$  (Logic 1)
- When  $V_i = V_{DD}$ , PMOS off & NMOS on
- (a)  $V_{GSp} \approx 0$  & (b)  $V_{GSn} < V_{Tp}$
- Therefore,  $V_0 \approx 0$  (Logic 0)
- CMOS inverter has a unique feature: in either logic state, one device in the series path from  $\mathbf{V}_{\mathrm{DD}}$  to ground is nonconductive. The current that flows in either steady state is a small leakage current. Thus, the average power dissipation is small, on the order of nanowatts.






Feb. 2005

### CMOS Technology Complementary MOS (CMOS) Inverter



 $I_p$  and  $I_n$  as a function of  $V_{out}$ . The intercepts of  $I_p$  and  $I_n$  (circled) represent the steady-state operation points of the CMOS inverter. The curves are labeled by the input voltages:  $0 = V_{in0} < V_{in1} < V_{in2} < V_{in3} < V_{in4} = V_{DD}$ .



Transfer curve of a CMOS inverter.


Points labeled A, B, C, and D


correspond to those points labeled in
left figure

## CMOS Technology Various CMOS Structure

Oxide Polysilicon p-channel p-channel


- (a) *n*-tub.
- (b) Twin tub
- (c) Refilled trench





Feb. 2005 中山電機系 黃義佑

#### System Level: System-On-a-Chip (SOC)



Board components

Virtual components

System-On-a-Chip (SOC) of a Conventional Personal Computer Mother-board

Difficulty of Design: different companies & different design tools, it is difficult to integrate Difficulty of Fabrication: DRAM process are significant different to logic IC (e.g. CPU)

Feb. 2005

中山電機系 黃義佑