# Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography



## Reference

- 1. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (2001)
- 2. 國家矽導計畫-教育部晶片法商學程教材 (2004)
- 3. Semiconductor Physics and Devices- Basic Principles(3/e) : Donald A. Neamen (2003)
- 4. Semiconductor Devices Physics and Technology (2/e) : S. M. Sze (2002)
- 5. ULSI Technology : C. Y. Chang, S. M. Sze (1996)

### Photolithography



2005 SOC設計概論 中山電機系 黃義佑

#### Wafer Fabrication Process Flow

#### **Photolithography Concepts** Space Line width $\bigcirc$ 1:1 Mask 4:1 Reticle -Photoresist Thickness $\rightarrow$ Substrate

1. Photomask and Reticle for Microlithography

> 2005 SOC設計概論 中山電機系 黃義佑

2. Three Dimensional Pattern in Photoresist (CD:critical dimension)



**Photolithography Concepts** 

2005 SOC設計概論mmon UV wavelengths used in optical lithography. 中山電機系 黃義佑

# Photolithography Concepts 3. Light Spectrum & Resolution

(b) Important Wavelengths for Photolithography Exposure

UV Wavelength (nm)	Wavelength Name	<b>UV Emission Source</b>
436	g-line	Mercury arc lamp
405	h-line	Mercury arc lamp
365	i-line	Mercury arc lamp
248	Deep UV (DUV)	Mercury arc lamp or Krypton Fluoride (KrF) excimer laser
193	Deep UV (DUV)	Argon Fluoride (ArF) excimer laser
157	Vacuum UV (VUV)	Fluorine (F <sub>2</sub> ) excimer laser

# Photolithography Concepts 4. Importance of Mask Overlay Accuracy

The masking layers determine the accuracy by which subsequent processes can be performed.

Different types overlay misalignment affect the overlay budget. Misalignment is caused by poor alignment between the mask and the wafer.

The photoresist mask pattern prepares individual layers for proper placement, orientation, and size of structures to be etched or implanted.

<u>A large overlay budget essentially reduces</u> <u>the circuit density, which limits device</u> <u>feature sizes and, therefore, IC</u> performance.

Small sizes and low tolerances do not provide much room for error.







Resulting pattern after the resist is developed.



#### **Clear Field and Dark Field Masks Clear Field Mask** Dark Field Mask Ó Ó Ó

Simulation of metal interconnect lines (positive resist lithography)

2005 SOC設計概論 中山電機系 黃義佑 Simulation of contact holes (positive resist lithography)

### **Eight Steps of Photolithography**



中山電機系 黃義佑

### **Automated Wafer Track for Photolithography**





2005 SOC設計概論 中山電機系 黃義佑

13

Photo courtesy of Advanced Micro Devices, TEL Track Mark VIII

### **1. Vapor Prime**



#### Effect of Poor Resist Adhesion Due to Surface Contamination

**HMDS Puddle Dispense and Spin** 

- Promotes Good
  Photoresist-to-Wafer
  Adhesion
- Primes Wafer with Hexamethyldisilazane, HMDS
- Followed by Dehydration Bake
- Ensures Wafer Surface is Clean and Dry



**HMDS Hot Plate Dehydration Bake and Vapor Prime** 

### 2. Spin Coat



### 3. Soft bake

#### **Characteristics of Soft Bake:**

- Improves Photoresist-to-Wafer Adhesion
- Promotes Resist Uniformity on Wafer
- Improves Line width Control During Etch
- Drives Off Most of Solvent in Photoresist
- Typical Bake Temperatures are 90 to 100°C
  - For About 30 Seconds
  - On a Hot Plate
  - Followed by Cooling Step on Cold Plate



Soft Bake on Vacuum Hot Plate

### 4. Alignment and Exposure

#### **Reticle Pattern Transfer to Resist**



## **Layout and Dimensions of Reticle Patterns**



Top view



**Cross section** 



1) STI etch



5) N<sup>+</sup> S/D implant



2) P-well implant



6) P<sup>+</sup> S/D implant



3) N-well implant



ant 7) Oxide contact etch



4) Poly gate etch



8) Metal etch

### **Optics- Resolution of Features**

k = process factor that represents specific applications (0.6~0.8)**NA** = numerical aperture of the exposure system





#### (a) Contact / Proximity Aligner System



#### (b) Scanning Projection Aligner (Scanner) : 1978~1982



The major challenge of scanner was making a good 1X mask that contained all the chips on the wafer. If the chip had submicron feature sizes, then the mask also had submicron dimensions.

#### (c) Step-and-Repeat Aligner (Stepper): 1983~1990s

Steppers have their distinct name because the tool projects only one exposure field (which may be one or more chips on the wafer), and then steps to the next location on the wafer to repeat the exposure.

A stepper use a reticle, which contains the pattern in an exposure field corresponding to one or more die. A mask is not used in a stepper since a mask contains the entire die matrix. The optical projection exposure system of steppers uses refractive optics to project the reticle image onto the wafer.



中山電機系 黃義佑

#### **Stepper Exposure Field**

An advantage of optical steppers is their ability to use a reduction lens. Traditionally, I-line stepper reticle are sized 4X, 5X, or 10X larger than the actual image to be patterned (initially steppers used 10X reticles and then later **5X and 4X).** 



#### (d) Step-and-Scan System : 2000s

1. The exposure field is increased for large chip sizes. The lens field only has to be a narrow slit, permitting a smaller lens system.

**Benefit:** 

2. The ability to adjust focus throughout a scan (called on -thefly focus), permitting compensation for lens defects and changes in wafer flatness. This improved control of focus during a scan yields improved CD uniformity control across the exposure field.



#### Wafer Exposure Field for Step-and-Scan

中山電機系 黃義佑

#### **Light Sources**

- Ultraviolet (UV) light
- Deep ultraviolet (DUV) light
- Ion beam

#### Minimum linewidth and exposure wavelength

Year	Linewidth (nm)	Wavelength (nm)
1986	1,200	436
1988	800	436/365
1991	500	365
1994	350	365/248
1997	250	248
1999	180	248
2001	130	248
2003	90	248/193
2005 (fcst)	65	193
2007 (fcst)	45	193

2005 SOC 影中山電機系

## **Comparison of Reticle Versus Mask**

	Reticle	Mask (Pattern for 1:1 Mask-Wafer Transfer)	
Parameter	(Pattern for Step-and-Repeat Exposure)		
Critical Dimension	Easier to pattern submicron dimensions on wafer due to larger pattern size on reticle (e.g., 4:1, 5:1).	Difficult to pattern submicron dimensions on mask and wafer without reduction optics.	
Exposure Field	Small exposure field that requires step-and-repeat process.	Exposure field is entire wafer.	
Mask Technology	Optical reduction permits larger reticle dimensions – easier to print.	Mask has same critical dimensions as wafer – more difficult to print.	
Throughput	Requires sophisticated automation to step-and-repeat across wafer.	Potentially higher (not always true if equipment is not automated).	
Die alignment & focus	Adjusts for individual die alignment & focus.	Global wafer alignment, but no individual die alignment & focus.	
Defect density	Improved yield but no reticle defect permitted. Reticle defects are repeated for each field exposure.	Defects are not repeated multiple times on a wafer.	
Surface flatness	Stepper compensates during initial global pre-alignment measurements or during die-by- die exposures.	No compensation, except for overall global focus and alignment.	

### **Principles of Electron Beam Lithography**

#### E-beam mask writer



### Alignment

Overlay accuracy is the measure of the alignment system's ability to overlay the reticle pattern onto the wafer pattern. Overlay budget describes the maximum relative displacement between a patterned layer and the previously defined layer. In general, the overlay budget is about one-third of the critical dimension. For 0.15µm design rules, the overlay budget is expected to be 50nm.



## Alignment

For steppers and stepand-scan systems, each reticle pattern is aligned and exposed at multiple locations as the aligner steps across the wafer. Each field corresponds to the reticle pattern of a single large chip or several smaller chips.

A *grid* is the particular path that the photo tool follows to step across the wafer and expose the individual fields.



### **Alignment Marks**



## 5. Post-Exposure Bake (PEB) & 6. Photoresist Development

- PEB is necessary for chemically amplified DUV resists to catalyze critical resist chemical reactions.
- PEB is also required for conventional i-line resists (reduce standing wave effect & improve adhesion )
- **by** Typical PEB Temperatures 100 to 110°C on a hot plate
- **PEB process is immediately after Exposure process.**



### Develop

#### **Photoresist Development Problems**



#### **Development of Positive Resist**





#### **Puddle Resist Development**



### 7. Hard Bake

- **& A Post-Development Thermal Bake**
- **& Evaporate Remaining Solvent**
- Improve Resist-to-Wafer Adhesion
- **W** Higher Temperature (120 to 140°C) than Soft Bake
- **W** Characteristics of Hard Bake:
  - Post-Development Exposure
  - Evaporates Residual Solvent in Photoresist
  - Hardens the Resist
  - Improves Resist-to-Wafer Adhesion
  - Prepares Resist for Subsequent Processing
  - Higher Temperature than Soft Bake, but not to Point Where Resist Softens and Flows
- Resist Hardening with Deep UV



#### Softened Resist Flow at High Temperature

### 8. Develop Inspect

- **b** Post-Develop Inspection to Find Defects
- **Find Defects** before Etching or Implanting
- **& Prevents Scrap**
- Characterizes the Photo Process by Providing Feedback Regarding Quality of the Lithography Process
- **bevelop Inspect Rework Flow**
- **W** Typically an Automated Operation



2005 SOC設計概論 中山電機系 黃義佑

Automated Inspection Tool for Develop Inspect

#### **Develop Inspect Rework Flow**

